

FIG. 1




FIG. 2





FIG. 3



38

40

FIG. 4

Current State Bits $s_n^1 \ s_n^0$	Input Signal Bits x_n^0	Output Signal Bits $z_n^1 \ z_n^0$	Next State Bits $s_{n+1}^1 \ s_{n+1}^0$
0 0	0	0 0	0 0
	1	1 0	0 1
0 1	0	0 1	1 0
	1	1 1	1 1
1 0	0	0 0	0 1
	1	1 0	0 0
1 1	0	0 1	1 1
	1	1 1	1 0

FIG. 5




FIG. 9




FIG. 6




FIG. 7

Current State Bits $s_n^2 \ s_n^1 \ s_n^0$	Input Signal Bits $x_n^1 \ x_n^0$		Output Signal Bits $z_n^2 \ z_n^1 \ z_n^0$			Next State Bits $s_{n+1}^2 \ s_{n+1}^1 \ s_{n+1}^0$		
0 0 0	0 0		0 0 0			0 0 0		
	0 1		0 1 0			0 0 1		
	1 0		1 0 0			0 1 0		
	1 1		1 1 0			0 1 1		
0 0 1	0 0		0 0 1			1 0 0		
	0 1		0 1 1			1 0 1		
	1 0		1 0 1			1 1 0		
	1 1		1 1 1			1 1 1		
0 1 0	0 0		0 0 0			0 0 1		
	0 1		0 1 0			0 0 0		
	1 0		1 0 0			0 1 1		
	1 1		1 1 0			0 1 0		
0 1 1	0 0		0 0 1			1 0 1		
	0 1		0 1 1			1 0 0		
	1 0		1 0 1			1 1 1		
	1 1		1 1 1			1 1 0		
1 0 0	0 0		0 0 0			0 1 0		
	0 1		0 1 0			0 1 1		
	1 0		1 0 0			0 0 0		
	1 1		1 1 0			0 0 1		
1 0 1	0 0		0 0 1			1 1 0		
	0 1		0 1 1			1 1 1		
	1 0		1 0 1			1 0 0		
	1 1		1 1 1			1 0 1		
1 1 0	0 0		0 0 0			0 1 1		
	0 1		0 1 0			0 1 0		
	1 0		1 0 0			0 0 1		
	1 1		1 1 0			0 0 0		
1 1 1	0 0		0 0 1			1 1 1		
	0 1		0 1 1			1 1 0		
	1 0		1 0 1			1 0 1		
	1 1		1 1 1			1 0 0		

FIG. 8




FIG. 14




FIG. 10

110	Current State Of 4-State FSM At T_1	1st Input bit (x_n^0)	2 nd Input bit (x_n^0)	114
58	S0	0	0	
60	S1	0	1	
62	S2	1	0	
64	S3	1	1	

116

FIG. 11




FIG. 12




FIG. 13

110	Current State Of 4-state FSM At T_1	1st Input bit (x_n^0)	2 nd Input bit (x_n^0)	114
58	S0	1	1	
60	S1	1	0	
62	S2	0	1	
64	S3	0	0	

120

FIG. 15

124	Current State Of 8-State FSM At T_1	1st Input Bits (x_n^1 x_n^0)	2 nd Input Bits (x_n^1 x_n^0)	128
92	S0	00	00	
94	S1	00	10	
96	S2	01	00	
98	S3	01	10	
100	S4	10	00	
102	S5	10	10	
104	S6	11	00	
106	S7	11	10	

132

130

FIG. 16




FIG. 17




FIG. 18

Current State of 8-State FSM At T_i	1st Input Bits (x_n^1 x_n^0)	2nd Input Bits (x_n^1 x_n^0)
92 — S0	1 1	1 0
94 — S1	1 1	0 0
96 — S2	1 0	1 0
98 — S3	1 0	0 0
100 — S4	0 1	1 0
102 — S5	0 1	0 0
104 — S6	0 0	1 0
106 — S7	0 0	0 0

138

136